

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.usplo.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
09/849,126	05/04/2001	Avraham Mualem	042390.P10990	9064
75	7590 05/08/2006		EXAMINER	
GROSSMAN TUCKER PERREAULT & PFLEGER PLLC			DINH, MINH	
C/O PortfolioIP P O Box 52050			ART UNIT	PAPER NUMBER
	Minneapolis, MN 55402		2132	
			DATE MAILED: 05/08/2006	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)			
Office Action Summary			MUALEM ET AL			
		09/849,126				
	omee Action Guillinary	Examiner	Art Unit			
	The MAILING DATE of this communication app	Minh Dinh	2132			
Period fo		ears on the cover sheet with the c	orrespondence address			
WHIC - Exter after - If NO - Failu Any r	ORTENED STATUTORY PERIOD FOR REPLY CHEVER IS LONGER, FROM THE MAILING DA nations of time may be available under the provisions of 37 CFR 1.13 SIX (6) MONTHS from the mailing date of this communication. Period for reply is specified above, the maximum statutory period were to reply within the set or extended period for reply will, by statute, reply received by the Office later than three months after the mailing and patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION (6(a). In no event, however, may a reply be time till apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	I. lely filed the mailing date of this communication. O (35 U.S.C. § 133).			
Status						
1)⊠	Responsive to communication(s) filed on <u>03 March 2006</u> .					
•	This action is FINAL . 2b) ☐ This action is non-final.					
3)	,					
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.					
Dispositi	on of Claims		•			
5)□ 6)⊠ 7)□	Claim(s) <u>24-43</u> is/are pending in the application 4a) Of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) <u>24-43</u> is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or	n from consideration.				
Applicati	on Papers	,				
10)⊠	The specification is objected to by the Examiner The drawing(s) filed on 27 February 2002 is/are. Applicant may not request that any objection to the d Replacement drawing sheet(s) including the correction to the oath or declaration is objected to by the Example 1.	: a)⊠ accepted or b)⊡ objected drawing(s) be held in abeyance. See on is required if the drawing(s) is obj	ected to. See 37 CFR 1.121(d).			
Priority u	inder 35 U.S.C. § 119		·			
12)[] / a)[Acknowledgment is made of a claim for foreign All b) Some * c) None of: 1. Certified copies of the priority documents 2. Certified copies of the priority documents 3. Copies of the certified copies of the priori application from the International Bureau see the attached detailed Office action for a list of	have been received. have been received in Application ity documents have been receive (PCT Rule 17.2(a)).	on No d in this National Stage			
Attachment	(s)		KAMBIZ ZAND PRIMARY EXAMINER			
	e of References Cited (PTO-892)	4) Interview Summary (
3) 🔲 Inform	e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) No(s)/Mail Date	Paper No(s)/Mail Da				

Application/Control Number: 09/849,126 Page 2

Art Unit: 2132

DETAILED ACTION

Response to Amendment

1. This action is in response to the amendment filed 03/03/2006. Claims 24, 29, 34 and 39 have been amended.

Response to Arguments

Applicant's arguments filed 03/03/2006 have been fully considered but 2. they are not persuasive. Applicant argues that Anand (6,370,599) and Yoshida (5,928,372) fail to disclose the amended feature in the independent claims, "using said SA to encode data for transmitting to a network infrastructure device" (page 11, 1st paragraph). Anand discloses a method and system for offloading specific processing tasks such as data encryption (i.e., data encoding) and decryption (i.e., data decoding) that would otherwise be performed in a computer system's processor and memory to a network adapter (Abstract, col. 2) lines 46-65). Specifically, Anand discloses that the network adapter receives a security association associated with a data packet to be encrypted, encrypts the data packet and transmits the encrypted data packet (col. 11, lines 1-6; col. 12, lines 15-19). Anand further discloses that the computer system including the network interface connects to a network infrastructure device (col. 6, line 65 - col. 7, line 6).

Art Unit: 2132

Applicant argues that Anand and Yoshida are not analogous art (page 12, last two paragraphs). First, Applicant does not provide any reasoning as to why Anand and Yoshida are not analogous art. Instead, Applicant only compares Anand and the claimed system. Secondly, Anand, Yoshida, and the claimed invention all deal with the issue of transmitting data from a host processor to a peripheral device.

Claim Rejections - 35 USC § 103

- 3. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 24-43 are rejected under 35 U.S.C. 103(a) as being unpatentable over Anand et al (6,370,599) in view of Yoshida (5,928,372).

Regarding claim 39, which are representative of claims 24, 29 and 34, Anand discloses a system comprising: a network adapter being capable of being coupled to an information handling apparatus (IHA) via a bus (fig. 1, elements 53, 21-23), said network adapter comprising an integrated circuit capable of receiving a security association (SA) generated by said IHA (col. 8, lines 21-35; figures 3-4 and corresponding text). Anand also discloses

that the network adapter receives the security association associated with a data packet to be encrypted, encrypts the data packet and transmits the encrypted data packet (col. 11, lines 1-6; col. 12, lines 15-19). Anand further discloses that the computer system including the network interface connects to a network infrastructure device (col. 6, line 65 - col. 7, line 6). Anand teaches transferring data from the IHA (i.e., the CPU) to the network adapter; however Anand does not teach verification of data transferred between the CPU and the network adapter, which is a peripheral device. Yoshida teaches data verification in a data transfer system in which a host processor transfers data and a first integrity indicator generated by the host processor to a peripheral device (i.e., the hard disk unit) and the peripheral device generates a second integrity indicator, verifies that the received data is similar to the data sent by the host processor by comparing said first integrity indicator to said second integrity indicator (col. 1, line 60 - col. 2, line 20; figures 20-21 and corresponding text). Anand and Yoshida are analogous art because they are from a similar problem solving area, which is transferring data from a host processor to a peripheral device. It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the Yoshida's teaching of data verification into the Anand system in order to insure the correctness of the reception data (col. 9, lines 47-54). Accordingly, the IHA generates and sends a first integrity

Art Unit: 2132

indicator to the integrated circuit, the integrated circuit receives the first integrity indicator, generates a second integrity indicator based on said SA, verifies that said SA received by said integrated circuit is substantially similar to the SA generated by said IHA by comparing said first integrity indicator to said second integrity.

Regarding claims 25-26, 30-31, 35-36 and 40-41, Yoshida further discloses that the data checking integrity method used to generate the first and second integrity indicators is a cyclical redundancy checking computation method, a checksum computation method or a parity checking method (col. 10, lines 55-67).

Regarding claims 27, 32, 37 and 42, Yoshida further discloses that the peripheral device indicates the integrity of the data received to the host processor (figure 21, element 24).

Regarding claims 28, 33, 38 and 43, Yoshida does not explicitly disclose setting an integrity error indicator bit in a memory of the host processor. However, this feature is deemed to be inherent to the Yoshida method as element 24 of figure 21 shows that the peripheral device provides the comparison result signal to the host processor. The Yoshida method would be inoperative if there were no register/memory on the host processor to store the comparison result signal.

Conclusion

5. **THIS ACTION IS MADE FINAL.** Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Minh Dinh whose telephone number is 571-272-3802. The examiner can normally be reached on Mon-Fri: 10:00am-6:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Gilberto Barron can be reached on 571-272-3799. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

MD

Minh Dinh Examiner Art Unit 2132

MD 05/02/06

KAMBIZ ZAND PRIMARY EXAMINER